

WHAT IS CLAIMED IS:

- 1 1. An integrated circuit comprising:
2 a temperature sensor providing a temperature measurement of the integrated
3 circuit;
4 a programmable storage location storing a first temperature limit value, the
5 programmable storage location accessible via an instruction executed
6 by the integrated circuit; and
7 compare logic coupled to the temperature sensor and the storage location to
8 provide an indication of a comparison between the temperature
9 measurement and the first temperature limit value.
- 1 2. The integrated circuit as recited in claim 1 wherein the integrated
2 circuit asserts a first temperature control signal which is supplied on a first output
3 terminal of the integrated circuit when the temperature measurement is above the first
4 temperature limit value.
- 1 3. The integrated circuit as recited in claim 2 wherein the integrated
2 circuit deasserts the first temperature control signal, which is supplied on the first
3 output terminal of the integrated circuit, when the temperature measurement indicated
4 by the temperature sensor falls below a programmable second temperature limit value.
- 1 4. The integrated circuit as recited in claim 2 wherein the integrated
2 circuit deasserts the first temperature control signal, which is supplied on the first
3 output terminal of the integrated circuit, in response to access to a control location in
4 the integrated circuit.
- 1 5. The integrated circuit as recited in claim 2 wherein the integrated
2 circuit deasserts the first temperature control signal, which is supplied on the first
3 output terminal of the integrated circuit, when the temperature measurement falls
4 below a programmable second temperature limit value or when a control location in
5 the integrated circuit is accessed, according to a programmable mode of operation.

1 6. The integrated circuit as recited in claim 2 wherein the first
2 temperature limit value is a panic value indicating a temperature limit for safe
3 integrated circuit operation.

1 7. The integrated circuit as recited in claim 1 further comprising an
2 addressable storage location coupled to the temperature sensor, the addressable
3 storage location accessible by an instruction executed the integrated circuit and
4 supplying an indication of the temperature measurement on the integrated circuit.

1 8. The integrated circuit as recited in claim 1 further comprising:
2 a second output terminal coupled to provide external to the integrated circuit
3 an asserted signal when the temperature measurement indicated by the
4 temperature sensor is above a second temperature limit value.

1 9. The integrated circuit as recited in claim 8 further comprising:
2 a second storage location supplying the second temperature limit value; and
3 second compare logic coupled to the second storage location and coupled to
4 receive the temperature measurement of the integrated circuit, and
5 wherein the second compare logic generates a second indication of
6 when the temperature measurement of the integrated circuit is above
7 the second temperature limit value.

1 10. The integrated circuit as recited in claim 9 further comprising:
2 a third storage location supplying a third temperature limit value;
3 third compare logic coupled to the third storage location and coupled to
4 receive the temperature measurement, and wherein the compare logic
5 generates a third indication that the temperature measurement of the
6 integrated circuit is below the third temperature limit value.

1 11. The integrated circuit as recited in claim 1 wherein the integrated
2 circuit asserts a first temperature control signal which is supplied on a first output
3 terminal of the integrated circuit when the temperature measurement indicated by the
4 temperature sensor is below the third temperature limit value.

Sub D1
12. The integrated circuit as recited in claim 1 wherein the integrated circuit is a microprocessor.

Sub B2
13. A method comprising:
measuring a temperature of an integrated circuit with a temperature sensor, the temperature sensor being a circuit within the integrated circuit;
comparing the measured temperature to a first limit value stored in the integrated circuit; and
generating a signal on a first output terminal of the integrated circuit according to the comparison to control the temperature of the integrated circuit.

14. The method as recited in claim 13 wherein the signal is asserted when the measured temperature is less than the first limit value.

Sub B3
15. The method as recited in claim 14 wherein the asserted signal is used to inhibit a cooling device to control the temperature of the integrated circuit.

16. The method as recited in claim 13 wherein the signal is asserted when the measured temperature is greater than the first limit value.

17. The method as recited in claim 16 wherein the signal on the first output terminal is deasserted when a control location on the integrated circuit is accessed or when the measured temperature goes below a lower limit value, according to a programmable mode of operation.

Sub D1
18. The method as recited in claim 16 wherein the signal is utilized to directly control a cooling device.

19. The method as recited in claim 16 further comprising:
comparing the measured temperature to a lower limit value; and
deasserting the signal when the measured temperature is below the lower limit value.

Sub B4
1 20. The method as recited in claim 16 further comprising accessing a
2 control location in the integrated circuit to cause the signal to be deasserted.

1 21. The method as recited in claim 16 wherein the asserted signal causes
2 assertion of an interrupt and wherein a sequence of instructions, responsive to the
3 asserted interrupt, activates a cooling device.

Sub D1
1 22. The method as recited in claim 21 wherein an instruction sequence
2 causes the signal to be deasserted.

Sub B5
1 23. The method as recited in claim 13 further comprising:
2 comparing the measured temperature to a second limit value stored in the
3 integrated circuit; and
4 asserting a second signal on a second output terminal of the integrated circuit
5 when the measured temperature is above the second limit value,
6 thereby indicating that temperature has exceeded a safe limit.

1 24. The method as recited in claim 23 wherein the second signal is
2 deasserted by accessing a control location in the integrated circuit.

Sub D1
1 25. An apparatus comprising:
2 a processor including,
3 means for measuring temperature of the processor and providing a
4 measured temperature;
5 means for comparing the measured temperature to at least two limit
6 values; and
7 two output terminals on the processor coupled to supply an indication
8 of results the comparison.

1 26. The apparatus as recited in claim 25 wherein the apparatus is a
2 computer system and further comprises at least one cooling device, which activates in
3 response to an asserted signal on at least one of the two output terminals.

002760" 60209960

1 27. A microprocessor comprising:
2 a temperature sensor providing a temperature measurement of the integrated
3 circuit;
4 at least a first and second temperature limit value stored in programmable
5 storage locations in the microprocessor, the storage locations being
6 accessible via software executed by the microprocessor;
7 *Sub*
8 *DI* compare logic coupled to the temperature sensor and to the programmable
9 storage locations storing the first and second temperature limit values,
10 to provide respectively a first and second signal indicative of a
11 comparison between the temperature measurement and the first and
12 second temperature limit values; and
13 first and second output terminals coupled to provide respectively, the first and
14 second signals.

1 28. The microprocessor as recited in claim 27 wherein the microprocessor
2 deasserts the first signal, which is supplied on the first output terminal of processor,
3 when the temperature measurement falls below a programmable third temperature
4 limit value, thereby providing a thermostat mode of operation for the first signal.

1 29. The integrated circuit as recited in claim 27 wherein the
2 microprocessor includes a software accessible control register controlling operation of
3 the compare logic and the first and second output terminals.